

Figure 5 phase-locked loop 170




Figure 6
Phase adjustment module 186






Figure 7



sampled voltage 276 ----sampled voltage 284 ---sampled voltage 280 --sampled voltage 272 --oscillation signal 192

Figure 9 zero crossing sampling






Figure 11 frequency domain phase noise plot




Figure 12 sampling method